Introduction
Graphene that is a single hexagonal layer of carbon atoms with very high intrinsic charge carrier mobility (more than 200 000 cm 2 /Vs at 4.2 K for suspended samples; Bolotin, et al., 2008) attracts attention as a promising material for future nanoelectronics. During last few years, significant advancement has been made in preparation of large-area graphene. The lateral sizes of substrates for graphene layers have been increased up to ¾ m (Bae et al., 2010) and continuous roll-to-roll deposition of graphene has been published (Hesjedal, 2011) . This kind of progress might allow one to apply similar planar technologies for fabricating graphene-based devices in future as currently used for processing of siliconbased structures. After very first experiments (Novoselov et al., 2004) , in which the electrical properties of isolated graphene sheets were characterized, a lot of attention has been paid to the similar studies, i.e. investigation of uncovered graphene flakes deposited on oxidized silicon wafers that served as back gates. However, in order to realize graphene-based devices, a highquality dielectric on top of graphene is required for electrostatic gates as well as for tunnel barriers for spin injection. For efficient control of charge carrier movement dielectric layers deposited on graphene should be very thin, a few nanometers thick, and of very uniform thickness without any pinholes. At the same time, the dielectric should possess high dielectric constant, high breakdown voltage and low leakage current even at a small thickness. And, of course, it is expected that the high mobility of charge carriers in graphene should not be markedly affected by the dielectric layer. In order to make top-gated graphene-based Field Effect Transistor (FET), Lemme et al. (2007) applied evaporation techniques for preparation of a gate stack with ~20 nm thick SiO 2 dielectric layer on graphene. They used p-type Si(100) wafers with a boron doping concentration of 10 15 cm -3 , which were oxydized to a SiO 2 thickness of 300 nm. On these wafers, micromechanically exfoliated graphene flakes were sticked. The Ti/Au source and drain electrodes were prepared using optical lift-off lithography. Next, electron beam lift-off lithography was applied to define a top gate electrode on top of the graphene flake covered with the dielectric (Fig. 1a) . Lemme et al. were first to demonstrate that the combined effect of back and top gates can be applied to graphene devices. However, measurements of the back-gate characteristics before and after the evaporation of the top gate revealed that deposition of the dielectric layer caused a considerable decrease in the drain current of the device (Fig. 1b) . In addition, the current modulation through the back gate was reduced by the top gate. After this degradation the room-temperature electron and hole mobilities in graphene were as low as 710 cm 2 /Vs for holes and 530 cm 2 /Vs for electrons, i.e. comparable to the typical charge carrier mobilities in silicon. Using Raman spectroscopy, Ni et al. (2008a) have studied the effect of deposition of different dielectrics with various methods on top of graphene sheets. Figure 2 presents Raman spectra after deposition of SiO 2 layer by Electron Beam Evaporation (EBE), Pulsed Laser Deposition (PLD) and Radio Frequency (RF) sputtering methods, HfO 2 layer by PLD and polymethyl methacrylate (PMMA) layer by spin coating on top of graphene. As it can be seen, the used deposition methods (with the exception of spin coating) caused defects which showed up as appearence of the D-band in Raman spectra (~ 1350 cm -1 ) of graphene. 
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On the basis of the Raman spectra, one can conclude that electron-beam evaporation and, particularly, sputtering and PLD processes may cause significant damages to graphene. Due to that influence the mobility values of the top-gated graphene-based devices prepared using these methods are typically by an order of magnitude smaller than those of backgated devices (Lemme et al., 2007) . For this reason, alternative methods for deposition of dielectrics on graphene have been extensively investigated.
In the case of traditional nanoelectronic devices, a very suitable method for controlled deposition of ultrathin homogeneous films is Atomic Layer Deposition (ALD). However, ALD of thin films on graphene is not easy because there are no dangling bonds on the defect-free graphene surface, which are needed for chemical surface reactions the conventional ALD processes are based on. Nevertheless, several groups have been able, using ALD technique, to deposit thin and continuous HfO 2 layers on pristine as-cleaved graphene (Meric et al., 2008; Zou et al., 2010; Alles et al., 2011) . It has also been reported that after ALD of relatively thin Al 2 O 3 layers directly on graphene (Moon et al., 2009; Nayfeh, 2011) , top-gated devices with good performance can be obtained. In order to better nucleate the growth of dielectric on graphene and obtain smooth uniform films, the graphene surface has been pretreated prior ALD (Williams et al., 2007) , e.g. by using receipies successfully tested on carbon nanotubes (Farmer & Gordon, 2006) . Later, other approaches for pretreatment of graphene surface have been applied as well. For instance, a thin (~1 nm thick) metal seed layer of Al that was oxydized before ALD (Kim et al., 2009) or polymer films (Wang et al., 2008; Farmer et al., 2009; Meric et al., 2011) have been deposited on graphene in order to initiate ALD of high-k dielectrics. In addition, pretreatment of the graphene surface with ozone prior ALD of Al 2 O 3 has been investigated (Lee et al., 2008 .
In this work, we compare ALD experiments in which graphene has been covered by high-k dielectrics (Al 2 O 3 and HfO 2 ) either directly or after surface functionalization. Particular attention is focussed on attempts to grow dielectric films with higher density (and dielectric constant) using higher substrate temperatures and two-temperature ALD processes that start with formation of a thin seed layer at low temperature and proceed with depositing the rest of the dielectric layer at high temperature. nanoribbons, with dimensions of 5 -200 nm in width and more than 50 m in length. This was due to the existence of numerous step edges on HOPG surfaces, which served as nucleation centers for the ALD process.
ALD of high
In our ALD experiments, we deposited thin Al 2 O 3 film directly onto exfoliated graphene using AlCl 3 -H 2 O precursor combination. During the film growth, the precursor pulses and N 2 purge period after the AlCl 3 pulse were 2 seconds while the N 2 purge period after the H 2 O pulse was 5 seconds in duration. To initiate nucleation, 4 cycles were applied at a substrate temperature of 80 ºC. Then the temperature was increased to 300 ºC and 50 cycles were applied. It was found, however, that such a deposition process still provided nonuniform coverage with large number of pinholes (Fig. 3a) . About 4 nm thick Al 2 O 3 film on graphene had the rms surface roughness value of ~1.6 nm while the roughness value of the film on SiO 2 was only 0.45 nm. Atomic Force Microscope (AFM) measurements revealed that some of the pinholes penetrated through the whole film. These results clearly correspond to the previous reports (Wang et al., 2008; Xuan et al., 2008) and indicate that Al 2 O 3 nucleation directly onto graphene is retarded due to the absence of favourable surface sites. At the same time the Raman spectra of the same sample, presented in Fig. 3b , reveal that the ALD process has not generated defects in graphene. However, blueshifts of G-and 2D-bands indicate that the deposition process and/or deposited film influenced properties of graphene. Possible reasons for this influence will be discussed in Sec. 2.2. Very recently Nayfeh et al. (2011) reported about successful remote plasma-assisted ALD experiments in which Al 2 O 3 gate dielectric was directly deposited onto chemical-vapordeposited (CVD) monolayer graphene at 100 ºC. They used 100 cycles consisting of TMA exposure for 0.06 s, purge for 30 s, oxygen (20 sccm) plasma exposure for 1 s and purge for 45 s. In situ annealing at 250 ºC was also performed to improve Al 2 O 3 film quality. AFM and Raman measurements showed a uniform dielectric coverage of graphene together with a slight increase in the disorder and signs of additional doping (see Fig. 4 ). This deposition process has enabled the fabrication of graphene FETs with ~9 nm thick gate insulator, which had a peak field-effect mobility of 720 cm 2 /Vs for holes. A few years ago, Meric et al. (2008) reported about their experiments on ALD of 5-15 nm thick HfO 2 films on exfoliated graphene. They used tetrakis(dimethylamino)hafnium(IV) (Hf(NMe 2 ) 4 ) and water (H 2 O) as the precursors and the deposition temperature was 90 ºC. The pulse time for hafnium precursor was 0.3 s, which was followed by a 50 s purge, 0.03 s H 2 O pulse and 150 s purge. The resulting growth rate was about 0.1 nm/cycle and the dielectric constant of the HfO 2 film obtained was ~16 as determined by C-V measurements. Figure 5a shows an AFM image of a single layer graphene flake on SiO 2 coated with a 5 nm thick HfO 2 layer grown immediately after mechanical exfoliation. As the measured height difference over the edge of the graphene is approximately the same (~0.9 nm) as before the ALD of HfO 2 layer, one can conclude that the growth has taken place at the same rate on the SiO 2 and graphene surfaces. Meric et al. suggested that the growth was most likely due to physiosorption, enhanced by the low-temperature growth procedure. Meric et al. observed, however , that the roughness of the oxide on top of graphene was noticeably, by about 30%, higher than on the surrounding SiO 2 . This result demonstrates that even at this very low temperature, uniformity of adsorption of precursors is not sufficient on graphene. Meric et al. also found that the mobility of the graphene sheet is almost the same before and after HfO 2 growth (Fig. 5b) . Recently, using the same precursors, pinhole-free 10 nm thick amorphous HfO 2 films have been deposited on exfoliated graphene at a temperature of 110 ºC by Zou et al. (2010) who achieved the low-temperature mobility of charge carriers as high as ~20 000 cm 2 /Vs in HfO 2 -covered graphene. To identify the growth mechanism, they have studied the deposition of HfO 2 films with various thicknesses on single-and multi-layer (5-6 layers) graphene flakes on SiO 2 substrates. On single-layer graphene flakes, they achieved the coverage of about 98% when depositing 2.5 nm thick HfO 2 films. Films thicker than 10 nm were pinhole-free and showed excellent morphology with the rms surface roughness of 0.2-0.3 nm, comparable to that of the HfO 2 film deposited on the SiO 2 substrate.
www.intechopen.com On the other hand, HfO 2 films deposited on thicker graphene flakes exhibited much poorer quality as the coverage of 2.5 nm thick HfO 2 films on 5-6 layer graphene was only about 50% and pinholes remained even in 20 nm thick HfO 2 films. Zou et al. also found that the surfaces of single-layer graphene flakes were significantly rougher than those of multi-layer flakes. According to their explanation, the curvature existing in single-layer graphene flakes facilitates adsorption of the precursors. This explanation is in agreement with the observations of other groups who have recorded low coverage of the oxide layers on clean HOPG surfaces (Xuan et al., 2008) .
ALD of crystalline HfO 2 films on as-cleaved graphene
The ALD processes described in the previous section have been performed at relatively low substrate temperatures. The films deposited at these temperatures are amorphous and for this reason possess relatively low dielectric constant. In order to obtain higher dielectric constant values, higher substrate temperatures yielding films with higher purity and density are required during the deposition of dielectrics. In our recent study , we have deposited HfO 2 films directly on as-cleaved graphene from HfCl 4 and H 2 O using three different processing regimes with substrate temperatures of (i) 180 ºC for deposition of the whole dielectric layer, (ii) 170 ºC for deposition of a 1 nm thick HfO 2 seed layer and 300 ºC for deposition the rest of the dielectric layer, and (iii) 300 ºC for deposition of the whole dielectric layer. An ALD cycle consisted of an HfCl 4 pulse (5 s in duration), purge of the reaction zone with N 2 (2 s) , H 2 O pulse (2 s) and another purge (5 s). Relatively smooth HfO 2 films were obtained on graphene at the low temperature of 180 ºC. In the best cases, the rms surface roughness was less than 0.5 nm for ~30 nm thick films (see Fig. 6a ). This value is comparable to the rms roughness of the same HfO 2 film on SiO 2 , which was the substrate for the graphene flakes. The films were amorphous according to the Raman spectroscopy data (see Fig. 7 ).
(a) (b) (c) Fig. 6 . AFM images of ~30 nm thick HfO 2 films on top of graphene flakes deposited at 180 ºC (the rms surface roughness < 0.5 nm), (b) in a two-temperature (170/300 ºC) process (the rms surface roughness ~2.5 nm) and (c) at 300 ºC (the rms surface roughness ~5 nm).
The HfO 2 films deposited to a thickness of 30 nm in a two-temperature process had the rms surface roughness values of ~2.5 nm and ~2 nm on graphene and on SiO 2 , respectively (Fig.  6b) , and we recorded also Raman scattering from monoclinic HfO 2 (Fig. 7) . At the same time, the surface roughness of ~30 nm thick HfO 2 films grown at 300 ºC from the beginning of deposition process was as high as 5 nm on graphene and 2 nm on SiO 2 . Scattering from monoclinic HfO 2 was recorded for these films as well (Fig. 7) . In our study, we found that the rms surface roughness of 10 nm thick HfO 2 films grown on graphene was markedly lower (~1.7 nm) compared with that of ~30 nm thick HfO 2 films (~2.5 nm). Similar difference in surface roughness was observed for films deposited on SiO 2 . Thus, the rougher surface of thicker HfO 2 films is due to crystallization of HfO 2 during the film growth at higher temperature rather than because of nucleation problems on the surface of graphene.
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At the edge of a single layer graphene flake, the AFM surface profile of the HfO 2 film deposited in the two-temperature process (see Fig. 8 ) corresponded very well to the profile recorded before deposition of the dielectric. This means that HfO 2 film grew at the same rate on graphene and SiO 2 . However, as the surface of HfO 2 films is still somewhat rougher on graphene compared to that on SiO 2 , the parameters of ALD process and the thickness of the seed layer need further optimization.
(a) (b) Figure 9 shows the Raman spectra of a single layer graphene flake taken at the same location before and after the deposition of an 11 nm thick HfO 2 layer in a two-temperature process. The intensities of peaks are lower after deposition and the background level has increased. But most importantly, the spectra reveal that noticable blueshifts of G-(at ~1580 cm -1 ) and 2D-bands (~2670 cm -1 ) of graphene by 9 cm -1 and 22 cm -1 , respectively, have appeared as a result of HfO 2 deposition. It is known that doping of graphene can influence the positions of Raman peaks (Das et al., 2008; Ni et al., 2008b) but the shift of the 2D-band in this case cannot be greater than that of G-band. In our experiments, however, the shift of the 2D-band is markedly greater. Edge effects and/or changes in the doping level can also cause changes in the peak positions but in that case narrowing of the G-peak should take place (Casiraghi et al., 2007; Ni et al., 2008b) . In our case, on the contrary, the width of the G-peak increases. We also performed annealing experiments with a single layer graphene flake under conditions similar to those used during two-temperature ALD process of HfO 2 . We observed blueshifts of G-and 2D-peaks by 4 cm -1 and 7 cm -1 , respectively. At the same time full width at half maximum (FWHM) of the 2D-peak slightly increased by a few cm -1 , while FWHM of the G-peak decreased by ~4 cm -1 . On the basis of these data, doping of graphene, edge effects, and influence of high-temperature treatment during the ALD process could be excluded from the list of most important reasons for changes of Raman spectra caused by deposition of HfO 2 . Thus, the compressive strain developed in graphene during the two-temperature ALD process is the most probable reason for the blueshifts in the Raman spectra. Using the biaxial strain coefficient of -58 cm -1 /% for the Raman G-mode and -144 cm -1 /% for the Raman 2D-mode (Mohiuddin et al., 2009 ) and assuming elastic behavior of graphene, we estimated the compressive strain to be ~0.15% in our single layer graphene flake. This strain can be well explained by the relatively large and negative thermal expansion coefficient of graphene (7 x 10 -6 K -1 at room temperature; Bao et al., 2009 ) while the thermal expansion of HfO 2 is of the same magnitude but with opposite (positive) sign (Wang et al., 1992) , and it indicates strong adhesion of HfO 2 to graphene.
ALD of high-k dielectrics on functionalized graphene
3.1 ALD of Al 2 O 3 on graphene after treatment with NO 2 and TMA In order to reduce the leakage currents through the Al 2 O 3 gate dielectric deposited on graphene, Williams et al. (2007) adopted the method proposed by Farmer & Gordon (2006) for pretreatment of carbon nanotubes and used NO 2 and TMA for functionalization of the graphene surface prior ALD of Al 2 O 3 . The exfoliated graphene flakes were cleaned with acetone and isopropyl alcohol (IPA) immediately before inserting them into the ALD reactor. Next, after the chamber was pumped down to a pressure of 0.3 Torr, non-covalent functionalization layer (NCFL) was deposited at room temperature using 50 cycles of NO 2 and TMA followed by 5 cycles of H 2 O-TMA in order to prevent desorption of the NCFL. Finally, Al 2 O 3 was grown at 225 ºC with 300 ALD cycles, each of those consisting of a pulse of H 2 O vapor (1 Torr, 0.2 s) and a pulse of TMA vapor (1.5 Torr, 0.1 s), under continuous flow of N 2 and with 5 s intervals between pulses. As a result, ~30 nm thick oxide layer was obtained on top of graphene consisting of NCFL and Al 2 O 3 and having a mean dielectric constant k ~ 6. The same receipe was later also used by Lin et al. (2009) , who fabricated top-gated graphene-based FETs operating at gigahertz frequencies (up to 26 GHz). They functionalized the surface of exfoliated graphene with 50 cycles of NO 2 -TMA and deposited after that a 12 nm thick Al 2 O 3 layer as the gate insulator. The dielectric constant of the oxide layers was determined by C-V measurements to be ~7.5. However, in their experiments severe degradation of measured mobilities (down to ~400 cm 2 /Vs) was observed. Consequently, although this kind of functionalization process allows one to deposit thin (of www.intechopen.com the order of 10 nm) pinhole-free gate dielectrics on graphene by ALD, this can cause a significant reduction of field-effect mobility of charge carriers and, correspondingly, the channel conductance of graphene-based FETs.
3.2 ALD of Al 2 O 3 on graphene after ozone treatment Lee et al. (2008 Lee et al. ( , 2010 investigated coating of exfoliated graphene and HOPG surfaces with Al 2 O 3 layer in O 3 -based ALD process. First, they used freshly cleaved HOPG surfaces and found that while TMA-H 2 O process caused selective deposition of Al 2 O 3 only along step edges (as in the experiments of Xuan et al. (2008) ), the TMA/O 3 process began to provide nucleation sites on basal planes of HOPG surface. Lee et al. (2008) proposed that the chemically inert HOPG surface was converted to hydrophilic mainly through epoxide functionalization. Later, in order to deposit a uniform Al 2 O 3 dielectric layer on top of a graphene flake, they used an ALD seed layer (~1 nm in thickness) grown by applying 6 cycles of TMA and O 3 at 25 ºC. After that 155 cycles of TMA/H 2 O at 200 ºC were applied to deposit additional Al 2 O 3 layer (~15 nm in thickness). For their films, they obtained the dielectric constant k ~ 8, which is higher than the value typically reported for the Al 2 O 3 films deposited on graphene flakes. The mobilities of their devices reached ~5000 cm 2 /Vs. Lee et al. (2010) also found out that an O 3 treatment at 25 ºC introduces minor amount of defects in a single layer graphene, while a substantial number of defects appear at 200 ºC (Fig. 10) . 
Metal seed layer for ALD of Al 2 O 3 on graphene
In order to make graphene-based top-gated FETs, Kim et al. (2009) Consequently, the top-gate stack did not increase the carrier scattering significantly. A similar approach has later been used by several other groups, also with epitaxial graphene (Robinson, et al., 2010) and CVD graphene (Wu et al., 2011) .
3.4 Polymer buffer layer for ALD of Al 2 O 3 on graphene Wang et al. (2008) used a polymer film as a buffer layer in order to cover carefully cleaned graphene with a very thin (~2-3 nm) Al 2 O 3 layer. They soaked the chip with graphene flakes in 3,4,9,10-perylene tetracarboxylic acid (PTCA) solution for ~30 min, rinsed thoroughly and blew dry. The chip was then immediately moved into the ALD reactor and Al 2 O 3 was deposited from TMA and H 2 O at 100 ºC. Figure 11 shows the AFM images of a graphene flake before and after ALD. Uniform coverage with an ultrathin Al 2 O 3 film was achieved as the measured rms surface roughness of Al 2 O 3 on graphene was as low as 0.33 nm. Lin et al. (2010) who demonstrated cutofffrequency as high as 100 GHz for top-gated FETs based on wafer-scale epitaxial graphene made from SiC. This cut-off frequency exceeds that of Si metal-oxide semiconductor FETs of the same gate length (~40 GHz at 240 nm). The carrier mobilities were maintained between 900 to 1520 cm 2 /Vs across the 2-inch wafer. These values were largely the same as before the deposition of a top gate stack. In their later experiments, Meric et al. (2011) have used PVA (poly(vinyl)alcohol) to provide a surface to seed ALD growth on exfoliated graphene. PVA is known to have a relatively high dielectric constant (k ~ 6). After the contact deposition they first cleaned the graphene surface by annealing at 330 ºC for 3 h in forming gas and then dipped into an 1% aqueous solution of PVA for 12 h. This procedure resulted in ~2.5 nm thick layer of PVA on the graphene surface. After that a brief UV/ozone treatment was employed to activate the -OH groups before the ALD growth of HfO 2 at 150 ºC with Hf(NMe 2 ) 4 and H 2 O for 50 cycles, yielding a 5-nm thick HfO 2 film (see Fig. 12b ). As a result, the doping and the mobility of the top-gated graphene-based FET stayed relatively unchanged (see Fig. 12c ). Meric et al. (2011) also found that without PVA, ALD growth proceeds only on the SiO 2 area (see Fig. 12a ) and the occasional patches of oxide on graphene are formed most likely by surface contamination.
Conclusion
As integration of graphene with high-quality ultrathin dielectrics is very important in development of graphene-based nanoelectronic devices, significant efforts have been concentrated on ALD of dielectric films on the graphene surface. An expected result of these studies is that at substrate temperatures most frequently used for ALD, i.e. at 200-400 ºC, the deposition of uniform dielectric layers on clean surface of graphene is not possible due to the chemical inertness of this surface. However, using low-temperature ALD, several research groups have succeeded to grow dielectrics (e.g. Al 2 O 3 and HfO 2 ) even on this kind of surfaces. Unfortunately, the quality of these films is usually not very high and/or the deposition process has a significant negative effect on properties of graphene. Thus, in order to cover graphene with uniform high-quality dielectric layers, different approaches to initiate the film growth have been investigated. It has been demonstrated that a seed layer can be grown by ALD on graphene using highly reactive precursors and very low deposition temperatures close to room temperature. Another way is to functionalize the graphene surface by deposition of metal or polymer buffer layers. It has to be noted, however, that functionalization, for instance with a metal seed layer can lead to degradation of the electronic properties of graphene. On the other hand, in the case of polymeric buffer layers, even when the electronic properties of graphene are not affected much, the total thickness of polymer/high-k dielectric layer might be too big for some kind of applications. Thus, the processes for deposition of dielectrics on graphene definitely need further optimization. It should also be pointed out that only a limited number of ALD experiments have been performed on CVD graphene, which has a great potential as a material for future nanoelectronics.
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